
SCLS112C - DECEMBER 1982 - REVISED DECEMBER 2002

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 9 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Permit Multiplexing from n Lines to One Line
- Perform Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N Lines to n Lines)


#### description/ordering information

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe  $(\overline{G})$  inputs are provided for each of the two 4-line sections.

#### SN54HC153 . . . J OR W PACKAGE SN74HC153 . . . D, N, NS, OR PW PACKAGE (TOP VIEW)



### SN54HC153 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N Tu		SN74HC153N	SN74HC153N
–40°C to 85°C	SOIC - D	Tube	SN74HC153D	HC153
	30IC - D	Tape and reel	SN74HC153DR	HC155
-40 C to 65 C	SOP - NS	Tape and reel	SN74HC153NSR	HC153
	TSSOP – PW	Tube	SN74HC153PW	HC153
	1330F = PW	Tape and reel	SN74HC153PWR	HC153
	CDIP – J	Tube	SNJ54HC153J	SNJ54HC153J
−55°C to 125°C	CFP – W	Tube	SNJ54HC153W	SNJ54HC153W
	LCCC – FK	Tube	SNJ54HC153FK	SNJ54HC153FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS112C - DECEMBER 1982 - REVISED DECEMBER 2002

#### **FUNCTION TABLE**

	INPUTS									
SELI	ЕСТ†		G	OUTPUT Y						
В	Α	C0	C1	C2	C3	٦	·			
Х	Χ	Χ	Х	Х	Х	Н	L			
L	L	L	Χ	X	Χ	L	L			
L	L	Н	Χ	X	Χ	L	Н			
L	Н	Х	L	X	X	L	L			
L	Н	Х	Н	X	X	L	Н			
Н	L	Х	X	L	X	L	L			
Н	L	Х	X	Н	X	L	Н			
Н	Н	Х	Χ	Χ	L	L	L			
Н	Н	Х	Χ	Χ	Н	L	Н			

<sup>†</sup> Select inputs A and B are common to both sections.

#### logic diagram (positive logic)



Pin numbers shown are for the D, J, N, NS, PW, and W packages.

SCLS112C - DECEMBER 1982 - REVISED DECEMBER 2002

#### absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VC	C) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±35 mA
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	): D package	73°C/W
	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T <sub>sto</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			SI	N54HC15	53	SN74HC153		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
VIН	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V			0.5			0.5	V
٧ <sub>IL</sub>		$V_{CC} = 4.5 \text{ V}$			1.35			1.35	
		VCC = 6 V			1.8			1.8	
٧ <sub>I</sub>	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V <sub>CC</sub> = 2 V			1000			1000	
Δt/Δν	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		VCC = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS112C - DECEMBER 1982 - REVISED DECEMBER 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		V	T <sub>A</sub> = 25°C			SN54HC153		SN74HC153		LINIT
PARAMETER	lesi co	SNOTHONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
V <sub>OL</sub>			6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V			8		160		80	μΑ
Ci		_	2 V to 6 V		3	10		10		10	pF

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	o vaa L	T,	ղ = 25°C	;	SN54H	IC153	SN74H	C153	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII			
			2 V		90	150		225		190				
	A or B	Υ	4.5 V		21	30		45		38				
			6 V		17	26		38		32				
	_	Y	2 V		73	126		189		158				
<sup>t</sup> pd	Data (Any C)		Υ	Υ	Υ	4.5 V		17	28		42		35	ns
	(, w.i.y - G)		6 V		14	23		35		29				
	G	Y	2 V		38	95		150		125	]			
			Υ	Υ	4.5 V		11	19		28		24		
			6 V		9	16		24		20				
			2 V		20	60		90		75				
t <sub>t</sub>		Υ	Υ	4.5 V		8	12		18		15	ns		
			6 V		6	10		15		13				

SCLS112C - DECEMBER 1982 - REVISED DECEMBER 2002

### switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T	λ = 25°C	;	SN54H	C153	SN74H	C153	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		105	235		355		295		
	A or B	Υ	4.5 V		27	47		71		59		
			6 V		21	41		60		51		
	_	Y	2 V		93	220		335		274	1	
<sup>t</sup> pd	Data (Any C)		Υ	4.5 V		23	44		67		55	ns
	(,y G)		6 V		19	38		57		48	]	
	G	Y	2 V		60	185		280		230		
			4.5 V		17	37		56		46		
			6 V		14	32		48		40		
		Y	2 V		45	210		315		265		
t <sub>t</sub>			4.5 V		17	42		63		53	ns	
			6 V		13	36		53		45		

#### operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Г	Power dissipation capacitance per multiplexer	No load	40	pF

#### PARAMETER MEASUREMENT INFORMATION VCC From Output Test Input 50% 50% **Under Test Point** $\mathsf{C}_\mathsf{L}$ - tPLH → (see Note A) In-Phase Vон 90% Output **LOAD CIRCUIT ⋖**─ tPHL - VCC 90% Input 50% 90% **Out-of-Phase** 50% Output $v_{\mathsf{OL}}$ **VOLTAGE WAVEFORM VOLTAGE WAVEFORMS INPUT RISE AND FALL TIMES** PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.
  - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns.
  - C. The outputs are measured one at a time with one input transition per measurement.
  - D. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



#### J (R-GDIP-T\*\*)

#### 14 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

#### W (R-GDFP-F16)

#### **CERAMIC DUAL FLATPACK**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP-1F16 and JEDEC MO-092AC

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



#### N (R-PDIP-T\*\*)

#### 16 PINS SHOWN

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **8 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

1

#### NS (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

#### PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated